Datasheet4U Logo Datasheet4U.com

CDRM622 - 622 Mbits/s Multichannel Digital Timing Recovery

Datasheet Summary

Description

The CDRM622 provides a physical medium for highspeed asynchronous serial data transfer between ASIC devices.

Devices can be on the same PCboard, or on separate boards connected across a backplane, or connected by cables.

Features

  • s.

📥 Download Datasheet

Datasheet preview – CDRM622

Datasheet Details

Part number CDRM622
Manufacturer Agere Systems
File Size 251.79 KB
Description 622 Mbits/s Multichannel Digital Timing Recovery
Datasheet download datasheet CDRM622 Datasheet
Additional preview pages of the CDRM622 datasheet.

📁 Similar Datasheet

  • CDR-MIL-PRF-55681 - Surface Mount Multilayer Ceramic Chip Capacitors (Vishay)
  • CDR01 - Multilayer Ceramic Chip Capacitor (Vishay)
  • CDR01B-121B - Multilayer Ceramic Chip Capacitor (Vishay Intertechnology)
  • CDR01B-151B - Multilayer Ceramic Chip Capacitor (Vishay Intertechnology)
  • CDR01B-181B - Multilayer Ceramic Chip Capacitor (Vishay Intertechnology)
  • CDR01B121BW - Ceramic Chip (Metuchen Capacitors)
  • CDR01B151BJW - Ceramic Chip (Metuchen Capacitors)
  • CDR01B181BW - Ceramic Chip (Metuchen Capacitors)
  • CDR01BP100B - Multilayer Ceramic Chip Capacitor (Vishay Intertechnology)
  • CDR01BP100BW - Ceramic Chip (Metuchen Capacitors)
Other Datasheets by Agere Systems

    Full PDF Text Transcription

    Click to expand full text
    Data Sheet June 1999 www.DataSheet4U.com CDRM622 622 Mbits/s Multichannel Digital Timing Recovery Features s Description The CDRM622 provides a physical medium for highspeed asynchronous serial data transfer between ASIC devices. Devices can be on the same PCboard, or on separate boards connected across a backplane, or connected by cables. The macrocell is intended for, but not limited to, terminal equipment in SONET/SDH and ATM systems. The macrocell consists of three functional blocks. The receiver accepts 622.08 Mbits/s serial data. Based on data transitions, the receiver selects an appropriate 622 MHz clock phase for each channel to retime the data, then demultiplexes down to 77.76 Mbytes/s parallel bytes and a 77.76 MHz clock. The transmitter operates in the reverse direction. 77.
    Published: |