Click to expand full text
February 2005
®
AS7C251MPFD18A
2.5V 1M x 18 pipelined burst synchronous SRAM
Features
• • • • • • • • Organization: 1,048,576 x18 bits Fast clock speeds to 166 MHz Fast clock to data access: 3.5/3.8 ns Fast OE access time: 3.5/3.8 ns Fully synchronous register-to-register operation Double-cycle deselect Asynchronous output enable control Available 100-pin TQFP package • • • • • • Individual byte write and global write Multiple chip enables for easy expansion 2.5V core power supply Linear or interleaved burst control Snooze mode for reduced power-standby Common data inputs and data outputs
www.DataSheet4U.