Datasheet4U Logo Datasheet4U.com

AS7C33128NTD32B - (AS7C33128NTD32B / AS7C33128NTD36B) 3.3V 128Kx32/36 Pipelined SRAM

General Description

The AS7C33128NTD36B family is a high performance CMOS 4 Mbit synchronous Static Random Access Memory (SRAM) organized as 131,072 words × 32 or 36 bits and incorporates a LATE LATE Write.

Key Features

  • Organization: 131,072 words × 32 or 36 bits.
  • NTD™ architecture for efficient bus operation.
  • Fast clock speeds to 200 MHz.
  • Fast clock to data access: 3.0/3.5/4.0 ns.
  • Fast OE access time: 3.0/3.5/4.0 ns.
  • Fully synchronous operation.
  • Asynchronous output enable control.
  • Available in 100-pin TQFP package www. DataSheet4U. com.
  • Byte write enables.
  • Clock enable for operation hold.
  • Multiple chip enables for.

📥 Download Datasheet

Datasheet Details

Part number AS7C33128NTD32B
Manufacturer Alliance Semiconductor Corporation
File Size 479.97 KB
Description (AS7C33128NTD32B / AS7C33128NTD36B) 3.3V 128Kx32/36 Pipelined SRAM
Datasheet download datasheet AS7C33128NTD32B Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
February 2005 ® AS7C33128NTD32B AS7C33128NTD36B 3.3V 128K×32/36 Pipelined SRAM with NTDTM Features • Organization: 131,072 words × 32 or 36 bits • NTD™ architecture for efficient bus operation • Fast clock speeds to 200 MHz • Fast clock to data access: 3.0/3.5/4.0 ns • Fast OE access time: 3.0/3.5/4.0 ns • Fully synchronous operation • Asynchronous output enable control • Available in 100-pin TQFP package www.DataSheet4U.com • Byte write enables • Clock enable for operation hold • Multiple chip enables for easy expansion • 3.3V core power supply • 2.5V or 3.