Datasheet4U Logo Datasheet4U.com

AS7C33128NTF32B - (AS7C33128NTF32B / AS7C33128NTF36B) 3.3V 128K x 32/36 Flowthrough Synchronous SRAM

General Description

The AS7C33128NTF32B/36B family is a high performance CMOS 4 Mbit synchronous Static Random Access Memory (SRAM) organized as 131,072 words × 32 or 36 bits and incorporates a LATE Write.

Key Features

  • Organization: 131,072 words × 32 or 36 bits.
  • NTD™architecture for efficient bus operation.
  • Fast clock to data access: 7.5/8.0/10.0 ns.
  • Fast OE access time: 3.5/4.0 ns.
  • Fully synchronous operation.
  • Flow-through mode.
  • Asynchronous output enable control.
  • Available in 100-pin TQFP package www. DataSheet4U. com.
  • Byte write enables.
  • Clock enable for operation hold.

📥 Download Datasheet

Datasheet Details

Part number AS7C33128NTF32B
Manufacturer Alliance Semiconductor Corporation
File Size 461.52 KB
Description (AS7C33128NTF32B / AS7C33128NTF36B) 3.3V 128K x 32/36 Flowthrough Synchronous SRAM
Datasheet download datasheet AS7C33128NTF32B Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
April 2005 ® AS7C33128NTF32B AS7C33128NTF36B 3.3V 128K × 32/36 Flowthrough Synchronous SRAM with NTDTM Features • Organization: 131,072 words × 32 or 36 bits • NTD™architecture for efficient bus operation • Fast clock to data access: 7.5/8.0/10.0 ns • Fast OE access time: 3.5/4.0 ns • Fully synchronous operation • Flow-through mode • Asynchronous output enable control • Available in 100-pin TQFP package www.DataSheet4U.com • Byte write enables • Clock enable for operation hold • • • • • • Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.