Datasheet4U Logo Datasheet4U.com

AS7C33512NTF36A - (AS7C33512NTF32A / AS7C33512NTF36A) 3.3V 512K x 32/36 Flowthrough Synchronous SRAM

This page provides the datasheet information for the AS7C33512NTF36A, a member of the AS7C33512NTF32A (AS7C33512NTF32A / AS7C33512NTF36A) 3.3V 512K x 32/36 Flowthrough Synchronous SRAM family.

Datasheet Summary

Description

The AS7C33512NTF32A/36A family is a high performance CMOS 16 Mbit synchronous Static Random Access Memory (SRAM) organized as 524,288 words × 32 or 36 bits and incorporates a LATE Write.

Features

  • Organization: 524,288 words × 32 or 36 bits.
  • NTD™architecture for efficient bus operation.
  • Fast clock to data access: 7.5/8.5/10 ns.
  • Fast OE access time: 3.5/4.0 ns.
  • Fully synchronous operation.
  • Flow-through mode.
  • Asynchronous output enable control.
  • Available in 100-pin TQFP package www. DataSheet4U. com.
  • Individual byte write and global write.
  • Cl.

📥 Download Datasheet

Datasheet preview – AS7C33512NTF36A

Datasheet Details

Part number AS7C33512NTF36A
Manufacturer Alliance Semiconductor Corporation
File Size 470.51 KB
Description (AS7C33512NTF32A / AS7C33512NTF36A) 3.3V 512K x 32/36 Flowthrough Synchronous SRAM
Datasheet download datasheet AS7C33512NTF36A Datasheet
Additional preview pages of the AS7C33512NTF36A datasheet.
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
April 2005 ® AS7C33512NTF32A AS7C33512NTF36A 3.3V 512K × 32/36 Flowthrough Synchronous SRAM with NTDTM Features • Organization: 524,288 words × 32 or 36 bits • NTD™architecture for efficient bus operation • Fast clock to data access: 7.5/8.5/10 ns • Fast OE access time: 3.5/4.0 ns • Fully synchronous operation • Flow-through mode • Asynchronous output enable control • Available in 100-pin TQFP package www.DataSheet4U.com • Individual byte write and global write • • • • • • • Clock enable for operation hold Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.
Published: |