ASM3P623S00E Datasheet | Alliance Semiconductor Corporation

Features - - - Input frequency range: 20MHz - 50MHz. Zero input - output propagation delay. Low-skew outputs. - - - - Output-output skew less than 250p S. Device-device skew less than 700p S. All parts have on-chip PLLs that lock to an input clock on the CLKIN pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad, internal to the device. Multiple ASM3P623S00D/E/F devices can accept the same input clock and distribute it. In this case, the skew between the outputs of the two devices is guaranteed to be less than 700p S. All outputs have less than 200p S of cycle-to-cycle jitter. The input and output propagation delay is guaranteed to be less than 250p S, and the output-to-output skew is guaranteed to be less than 250p S. Please refer “Differential Cycle Slips and Spread Spectrum Control Table” for deviations and differential Cycle Slips for ASM3P623S00A/B/C and the ASM3P623S00D/E/F devices Less than 200p S cycle-to-cycle jitter is patible with Pentium® based systems. Available in 16pin, 150mil SOIC, 4.4mm TSSOP (ASM3P623S00D/E/F), and in 8pin, 150 mil SOIC, 4.4mm TSSOP Packages (ASM3P623S00A/B/C). - - - 3.3V operation Advanced 0.35µ CMOS technology. The First True Drop-in Solution. Functional Description ASM3P623S00D/E/F is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks. It accepts one reference input and drives out eight low-skew clocks. It is available in a 16pin package. The ASM3P623S00A/B/C is the eight-pin version of the ASM3P623S00. It accepts one reference input and drives out one low-skew clock. The ASM3P623S00A/B/C and the ASM3P623S00D/E/F are available in two different configurations, as shown in the ordering information table. Block Diagram SSON SS% Modulation Reference Divider Feedback Divider CLKIN Phase Detector Loop Filter Feedforward Divider CLKOUT Alliance Semiconductor 2575 Augustine Drive - Santa Clara, CA - Tel: 408.855.4900 - Fax: 408.855.4999 - .alsc. Notice: The...