ASM5P2304B Datasheet PDF - Alliance Semiconductor Corporation 3.3V Zero Delay Buffer Specs

ASM5P2304B - 3.3V Zero Delay Buffer

Datasheet Summary

Description

ASM5P2304B is a versatile, 3.3V zero-delay buffer designed to distribute workstation, datacom, telecom and other high-performance applications.

It is available in an 8 pin package.

Features

Zero input - output propagation delay, adjustable by capacitive load on FBK input. Multiple configurations - Refer “ASM5P2304B Configurations Table”. Input frequency range: 4MHz to 20MHz Multiple low-skew outputs.
Output-output skew less than 200pS. Device-device skew less than 500pS. Two banks of four outputs. has an on-chip PLL, which locks to an input clock, presented on the REF pin. The PLL feedback is required to be driven t.

Datasheet Details

Part number	ASM5P2304B
Manufacturer	Alliance Semiconductor Corporation
File Size	397.88 KB
Description	3.3V Zero Delay Buffer
Datasheet	ASM5P2304B Datasheet
Additional preview pages of the ASM5P2304B datasheet.

📁 Similar Datasheet

ASM5P2304A - 3.3V Zero Delay Buffer (ON Semiconductor)

ASM5P2305A - 3.3V Zero Delay Buffer (ON Semiconductor)

ASM5P2309A - 3.3V Zero Delay Buffer (ON Semiconductor)

ASM51AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)

ASM5206C - VERY LOW-COST VOICE SYNTHESIZER (Apuls Intergrated Circuits)

ASM52AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)

ASM53AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)

ASM54AA - (ASM51AA - ASM54AA) Crystal Controlled Oscillators (Connor-Winfield)

ASM58 - SSI Interface Absolute Rotary Encoder (ETC)

ASM5853 - P-Channel FET (A1semi)

Full PDF Text Transcription

Click to expand full text

September 2005 www.DataSheet4U.com rev 0.5 ASM5P2304B 3.3V Zero Delay Buffer Features Zero input - output propagation delay, adjustable by capacitive load on FBK input. Multiple configurations - Refer “ASM5P2304B Configurations Table”. Input frequency range: 4MHz to 20MHz Multiple low-skew outputs. Output-output skew less than 200pS. Device-device skew less than 500pS. Two banks of four outputs. has an on-chip PLL, which locks to an input clock, presented on the REF pin. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-output propagation delay is guaranteed to be less than 250pS, and the output-to-output skew is guaranteed to be less than 200pS. The ASM5P2304B has two banks of two outputs each.

Published: Jan 28, 2009 |