Datasheet4U Logo Datasheet4U.com

ASM5P2305A - (ASM5P2305A / ASM5P2309A) 3.3V Zero Delay Buffer

Datasheet Summary

Description

ASM5P2309A is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks.

It accepts one reference input and drives out nine low-skew clocks.

It is available in a 16-pin package.

Features

  • 15MHz to 133MHz operating range, compatible with CPU and PCI bus frequencies. Zero input - output propagation delay. Multiple low-skew outputs.
  • Output-output skew less than 250pS. Device-device skew less than 700pS. One input drives 9 outputs, grouped as 4 + 4 + 1(ASM5P2309A). One input drives 5 outputs (ASM5P2305A). Less than 200 pS cycle-to-cycle jitter is compatible with Pentium® based systems. Test Mode to bypass PLL (ASM5P2309A onl.

📥 Download Datasheet

Datasheet preview – ASM5P2305A

Datasheet Details

Part number ASM5P2305A
Manufacturer Alliance Semiconductor Corporation
File Size 429.20 KB
Description (ASM5P2305A / ASM5P2309A) 3.3V Zero Delay Buffer
Datasheet download datasheet ASM5P2305A Datasheet
Additional preview pages of the ASM5P2305A datasheet.
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
September 2005 www.DataSheet4U.com ASM5P2309A ASM5P2305A 3.3V Zero Delay Buffer rev 1.6 General Features ƒ ƒ ƒ 15MHz to 133MHz operating range, compatible with CPU and PCI bus frequencies. Zero input - output propagation delay. Multiple low-skew outputs. ƒ ƒ ƒ ƒ ƒ ƒ ƒ Output-output skew less than 250pS. Device-device skew less than 700pS. One input drives 9 outputs, grouped as 4 + 4 + 1(ASM5P2309A). One input drives 5 outputs (ASM5P2305A). Less than 200 pS cycle-to-cycle jitter is compatible with Pentium® based systems. Test Mode to bypass PLL (ASM5P2309A only, Refer Select Input Decoding Table). Available in 16pin 150-mil SOIC, 4.4 mm TSSOP (ASM5P2309A), and in 8pin 150-mil SOIC package (ASM5P2305A). ƒ 3.3V operation, advanced 0.35µ CMOS technology.
Published: |