The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
AS4C32M16D2C-25BCN AS4C32M16D2C-25BIN
Revision History 512M DDR2 AS4C32M16D2C
Revision Details Rev 1.0 Initial release
84ball FBGA PACKAGE
Date June. 2022
Confidential
-163-
Rev.1.0 June 2022
AS4C32M16D2C-25BCN AS4C32M16D2C-25BIN
32M x 16 bit DDRII Synchronous DRAM (SDRAM)
Rev. 1.0, June. /2022
Features
JEDEC Standard Compliant JEDEC Standard 1.8V I/O (SSTL_18-compatible)
Power supplies: VDD & VDDQ = +1.8V 0.