EP2S15 - Stratix II Device

Altera

Key Features

Altera Corporation May 2007 The Stratix® II FPGA family is based on a 1.2-V, 90-nm, all-layer copper SRAM process and features a new logic structure that maximizes performance, and enables device densities approaching 180,000 equivalent logic elements (LEs). Stratix II devices offer up to 9 Mbits of on-chip, TriMatrix™ memory for demanding, memory intensive.

EP2S15 stratix ii device by Altera - Datasheet Preview

Datasheet Details

Part number	EP2S15
Manufacturer	Altera
File Size	1.14 MB
Description	Stratix II Device
Datasheet	EP2S15 Datasheet

Full PDF Text Transcription for EP2S15 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for EP2S15. For precise diagrams, and layout, please refer to the original PDF.

Section I. Stratix II Device Family Data Sheet This section provides the data sheet specifications for Stratix® II devices. This section contains feature definitions of t...

View more extracted text

or Stratix® II devices. This section contains feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power consumption, and ordering information for Stratix II devices. This section contains the following chapters: ■ Chapter 1, Introduction ■ Chapter 2, Stratix II Architecture ■ Chapter 3, Configuration & Testing ■ Chapter 4, Hot Socketing & Power-On Reset ■ Chapter 5, DC & Switching Characteristics ■ Chapter 6, Reference & Ordering Information Revision History Refer to each chapter for its own specific revisi

More Datasheets from Altera

Part Number	Description
EP2S130	Stratix II Device
EP2S180	Stratix II Device
EP2S30	Stratix II Device
EP2S60	Stratix II Device
EP2S90	Stratix II Device
EP220	Classic EPLDs
EP224	Classic EPLDs
EP2C20	ISDN Line Interface
EP2C35	ISDN Line Interface
EP2C5	ISDN Line Interface