Datasheet4U Logo Datasheet4U.com

AD585 - High Speed/ Precision Sample-and-Hold Amplifier

Download the AD585 datasheet PDF. This datasheet also covers the AD5 variant, as both devices belong to the same high speed/ precision sample-and-hold amplifier family and are provided as variant models within a single manufacturer datasheet.

General Description

High Speed, Precision Sample-and-Hold Amplifier AD585 FUNCTIONAL BLOCK DIAGRAM DIP LCC/PLCC Package The AD585 is a complete monolithic sample-and-hold circuit consisting of a high performance operational amplifier in series with an ultralow leakage analog switch and a FET input integrating amplifi

Key Features

  • 3.0 ␮ s Acquisition Time to ؎0.01% max Low Droop Rate: 1.0 mV/ms max Sample/Hold Offset Step: 3 mV max Aperture Jitter: 0.5 ns Extended Temperature Range:.
  • 55؇ C to +125؇ C Internal Hold Capacitor Internal.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AD5-85.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number AD585
Manufacturer Analog Devices
File Size 339.53 KB
Description High Speed/ Precision Sample-and-Hold Amplifier
Datasheet download datasheet AD585 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
a FEATURES 3.0 ␮ s Acquisition Time to ؎0.01% max Low Droop Rate: 1.0 mV/ms max Sample/Hold Offset Step: 3 mV max Aperture Jitter: 0.5 ns Extended Temperature Range: –55؇ C to +125؇ C Internal Hold Capacitor Internal Application Resistors ؎12 V or ؎15 V Operation Available in Surface Mount APPLICATIONS Data Acquisition Systems Data Distribution Systems Analog Delay & Storage Peak Amplitude Measurements MIL-STD-883 Compliant Versions Available PRODUCT DESCRIPTION High Speed, Precision Sample-and-Hold Amplifier AD585 FUNCTIONAL BLOCK DIAGRAM DIP LCC/PLCC Package The AD585 is a complete monolithic sample-and-hold circuit consisting of a high performance operational amplifier in series with an ultralow leakage analog switch and a FET input integrating amplifier.