Fast and flexible output rate: 5 SPS to 250 kSPS Channel scan data rate of 50 kSPS/channel (20 µs settling) Performance specifications
17.2 noise free bits at 250 kSPS 20.2 noise free bits at 2.5 kSPS 24 noise free bits at 20 SPS INL: ±1 ppm of FSR 85 dB filter rejection of 50 Hz and 60 Hz with 50
Full PDF Text Transcription for AD7175-8 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
AD7175-8. For precise diagrams, and layout, please refer to the original PDF.
Data Sheet 24-Bit, 8-/16-Channel, 250 kSPS, SigmaDelta ADC with True Rail-to-Rail Buffers AD7175-8 FEATURES GENERAL DESCRIPTION Fast and flexible output rate: 5 SPS to 25...
View more extracted text
EATURES GENERAL DESCRIPTION Fast and flexible output rate: 5 SPS to 250 kSPS Channel scan data rate of 50 kSPS/channel (20 µs settling) Performance specifications 17.2 noise free bits at 250 kSPS 20.2 noise free bits at 2.5 kSPS 24 noise free bits at 20 SPS INL: ±1 ppm of FSR 85 dB filter rejection of 50 Hz and 60 Hz with 50 ms settling User configurable input channels 8 fully differential channels or 16 single-ended channels Crosspoint multiplexer On-chip 2.5 V reference (±2 ppm/°C drift) True rail-to-rail analog and reference input buffers Internal or external clock Power supply: AVDD1 − AVSS = 5 V, AVDD2 = IOVDD = 2 V t
AD7175-8 Datasheet
