Datasheet4U Logo Datasheet4U.com

AD9267 - 640 MSPS Dual Continuous Time Sigma-Delta Modulator

Description

The AD9267 is a dual continuous time (CT) sigma-delta (Σ-Δ) modulator with

88 dBc of dynamic range over 10 MHz real or 20 MHz complex bandwidth.

Features

  • SNR: 83 dB (85 dBFS) to 10 MHz input SFDR:.
  • 88 dBc to 10 MHz input Noise figure: 15 dB Input impedance: 1 kΩ Power: 416 mW 10 MHz real or 20 MHz complex bandwidth 1.8 V analog supply operation On-chip PLL clock multiplier On-chip voltage reference Twos complement data format 640 MSPS, 4-bit LVDS data output Serial control interface (SPI).

📥 Download Datasheet

Datasheet preview – AD9267

Datasheet Details

Part number AD9267
Manufacturer Analog Devices
File Size 573.97 KB
Description 640 MSPS Dual Continuous Time Sigma-Delta Modulator
Datasheet download datasheet AD9267 Datasheet
Additional preview pages of the AD9267 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9260 - High Speed Oversampling CMOS ADC
  • AD9261 - 30 MSPS to 160 MSPS Continuous Time Sigma-Delta ADC
  • AD9262 - 30 MSPS to 160 MSPS Dual Continuous Time Sigma-Delta ADC
  • AD9265 - 1.8V Analog-to-Digital Converter
  • AD9266 - 1.8V Analog-to-Digital Converter
  • AD9268 - 1.8V Dual Analog-to-Digital Converter
  • AD9269 - 1.8 V Dual Analog-to-Digital Converter
  • AD9200 - CMOS A/D Converter

Full PDF Text Transcription

Click to expand full text
10 MHz Bandwidth, 640 MSPS Dual Continuous Time Sigma-Delta Modulator AD9267 FEATURES SNR: 83 dB (85 dBFS) to 10 MHz input SFDR: −88 dBc to 10 MHz input Noise figure: 15 dB Input impedance: 1 kΩ Power: 416 mW 10 MHz real or 20 MHz complex bandwidth 1.8 V analog supply operation On-chip PLL clock multiplier On-chip voltage reference Twos complement data format 640 MSPS, 4-bit LVDS data output Serial control interface (SPI) FUNCTIONAL BLOCK DIAGRAM AVDD PDWNB PDWNA DRVDD OR±A VIN+A VIN–A LVDS DRIVERS Σ -Δ MODULATOR D3±A D0±A PLL_LOCKED PLLMULT4 PLLMULT3 PLLMULT2 CLK+ CLK– DCO± AD9267 VREF CFILT VIN–B VIN+B Σ -Δ MODULATOR PHASELOCKED LOOP LVDS DRIVERS D3±B D0±B OR±B 07773-001 APPLICATIONS Baseband quadrature receivers: CDMA2000, W-CDMA, multicarrier GSM/EDGE, 802.
Published: |