Datasheet4U Logo Datasheet4U.com

AD9286 - 1.8 V Dual Analog-to-Digital Converter

Datasheet Summary

Description

The AD9286 is an 8-bit, monolithic sampling, analog-to-digital converter (ADC) that supports interleaved operation and is optimized for low cost, low power, and ease of use.

Each ADC operates at up to a 250 MSPS conversion rate with outstanding dynamic performance.

Features

  • Single 1.8 V supply operation SNR: 49.3 dBFS at 200 MHz input at 500 MSPS SFDR: 65 dBc at 200 MHz input at 500 MSPS Low power: 315 mW at 500 MSPS On-chip interleaved clocking On-chip reference and track-and-hold 1.2 V p-p analog input range for each channel Differential input with 500 MHz bandwidth LVDS-compliant digital output On-chip voltage reference and sample-and-hold circuit DNL: ±0.2 LSB Serial port control options Interleaved clock timing adjustment Offset binary, Gray code, or twos comp.

📥 Download Datasheet

Datasheet preview – AD9286

Datasheet Details

Part number AD9286
Manufacturer Analog Devices
File Size 588.39 KB
Description 1.8 V Dual Analog-to-Digital Converter
Datasheet download datasheet AD9286 Datasheet
Additional preview pages of the AD9286 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9280 - CMOS A/D Converter
  • AD9281 - Dual Channel 8-Bit Resolution CMOS ADC
  • AD9283 - 3V A/D Converter
  • AD9283S - 3V A/D Converter
  • AD9284 - 1.8 V Dual Analog-to-Digital Converter
  • AD9287 - Serial LVDS 1.8V ADC
  • AD9288 - Dual A/D Converter
  • AD9289 - Serial LVDS 3V A/D Converter

Full PDF Text Transcription

Click to expand full text
Data Sheet FEATURES Single 1.8 V supply operation SNR: 49.3 dBFS at 200 MHz input at 500 MSPS SFDR: 65 dBc at 200 MHz input at 500 MSPS Low power: 315 mW at 500 MSPS On-chip interleaved clocking On-chip reference and track-and-hold 1.2 V p-p analog input range for each channel Differential input with 500 MHz bandwidth LVDS-compliant digital output On-chip voltage reference and sample-and-hold circuit DNL: ±0.
Published: |