Datasheet4U Logo Datasheet4U.com

AD9287 - Serial LVDS 1.8V ADC

Datasheet Summary

Description

The AD9287 is a quad, 8-bit, 100 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use.

Features

  • 4 ADCs integrated into 1 package 133 mW ADC power per channel at 100 MSPS SNR = 49 dB (to Nyquist) ENOB = 7.85 bits SFDR = 65 dBc (to Nyquist) Excellent linearity DNL = ±0.2 LSB (typical) INL = ±0.2 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 295 MHz full-power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation Serial port control Full-chip and individual-channel power-down modes Flexible bi.

📥 Download Datasheet

Datasheet preview – AD9287

Datasheet Details

Part number AD9287
Manufacturer Analog Devices
File Size 1.78 MB
Description Serial LVDS 1.8V ADC
Datasheet download datasheet AD9287 Datasheet
Additional preview pages of the AD9287 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9280 - CMOS A/D Converter
  • AD9281 - Dual Channel 8-Bit Resolution CMOS ADC
  • AD9283 - 3V A/D Converter
  • AD9283S - 3V A/D Converter
  • AD9284 - 1.8 V Dual Analog-to-Digital Converter
  • AD9286 - 1.8 V Dual Analog-to-Digital Converter
  • AD9288 - Dual A/D Converter
  • AD9289 - Serial LVDS 3V A/D Converter

Full PDF Text Transcription

Click to expand full text
Data Sheet FEATURES 4 ADCs integrated into 1 package 133 mW ADC power per channel at 100 MSPS SNR = 49 dB (to Nyquist) ENOB = 7.85 bits SFDR = 65 dBc (to Nyquist) Excellent linearity DNL = ±0.2 LSB (typical) INL = ±0.2 LSB (typical) Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 295 MHz full-power analog bandwidth 2 V p-p input voltage range 1.
Published: |