Datasheet4U Logo Datasheet4U.com

AD9571 - Ethernet Clock Generator

Description

The AD9571 pro

Features

  • Fully integrated VCO/PLL core 0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.41 ps rms jitter from 12 kHz to 20 MHz at 125 MHz Input crystal or clock frequency of 25 MHz Preset divide ratios for 156.25 MHz, 33.33 MHz,100 MHz, and 125 MHz Choice of LVPECL or LVDS output format Integrated loop filter 6 copies of reference clock output Rates configured via strapping pins Space saving 6 mm × 6 mm 40-lead LFCSP 0.48 W power dissipation (LVDS operation) 0.69 W power dissipation (LVPECL op.

📥 Download Datasheet

Datasheet preview – AD9571

Datasheet Details

Part number AD9571
Manufacturer Analog Devices
File Size 337.98 KB
Description Ethernet Clock Generator
Datasheet download datasheet AD9571 Datasheet
Additional preview pages of the AD9571 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9572 - Fiber Channel/Ethernet Clock Generator IC
  • AD9573 - PCI-Express Clock Generator IC
  • AD9574 - Ethernet/Gigabit Ethernet Clock Generator
  • AD9575 - Network Clock Generator
  • AD9576 - Asynchronous Clock Generator
  • AD9577 - Clock Generator
  • AD9578 - Dual PLL Precision Synthesizer
  • AD9500 - Digitally Programmable Delay Generator

Full PDF Text Transcription

Click to expand full text
Ethernet Clock Generator, 10 Clock Outputs AD9571 FEATURES Fully integrated VCO/PLL core 0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.41 ps rms jitter from 12 kHz to 20 MHz at 125 MHz Input crystal or clock frequency of 25 MHz Preset divide ratios for 156.25 MHz, 33.33 MHz,100 MHz, and 125 MHz Choice of LVPECL or LVDS output format Integrated loop filter 6 copies of reference clock output Rates configured via strapping pins Space saving 6 mm × 6 mm 40-lead LFCSP 0.48 W power dissipation (LVDS operation) 0.69 W power dissipation (LVPECL operation) 3.
Published: |