Datasheet4U Logo Datasheet4U.com

AD9572 - Fiber Channel/Ethernet Clock Generator IC

Features

  • Fully integrated dual VCO/PLL cores 0.22 ps rms jitter from 0.637 MHz to 10 MHz at 106.25 MHz 0.19 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.42 ps rms jitter from 12 kHz to 20 MHz at 125 MHz Input crystal or clock frequency of 25 MHz Preset divide ratios for 106.25 MHz, 156.25 MHz, 33.33 MHz, 100 MHz, and 125 MHz Choice of LVPECL or LVDS output format Integrated loop filters Copy of reference clock output Rates configured via strapping pins 0.71 W power dissipation (LVDS operation).

📥 Download Datasheet

Datasheet preview – AD9572

Datasheet Details

Part number AD9572
Manufacturer Analog Devices
File Size 420.24 KB
Description Fiber Channel/Ethernet Clock Generator IC
Datasheet download datasheet AD9572 Datasheet
Additional preview pages of the AD9572 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9571 - Ethernet Clock Generator
  • AD9573 - PCI-Express Clock Generator IC
  • AD9574 - Ethernet/Gigabit Ethernet Clock Generator
  • AD9575 - Network Clock Generator
  • AD9576 - Asynchronous Clock Generator
  • AD9577 - Clock Generator
  • AD9578 - Dual PLL Precision Synthesizer
  • AD9500 - Digitally Programmable Delay Generator

Full PDF Text Transcription

Click to expand full text
Fiber Channel/Ethernet Clock Generator IC, 7 Clock Outputs AD9572 FEATURES Fully integrated dual VCO/PLL cores 0.22 ps rms jitter from 0.637 MHz to 10 MHz at 106.25 MHz 0.19 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.42 ps rms jitter from 12 kHz to 20 MHz at 125 MHz Input crystal or clock frequency of 25 MHz Preset divide ratios for 106.25 MHz, 156.25 MHz, 33.33 MHz, 100 MHz, and 125 MHz Choice of LVPECL or LVDS output format Integrated loop filters Copy of reference clock output Rates configured via strapping pins 0.71 W power dissipation (LVDS operation) 1.07 W power dissipation (LVPECL operation) 3.
Published: |