Datasheet4U Logo Datasheet4U.com

AD9681 - 1.8 V Analog-to-Digital Converter

Description

The AD9681 is an octal, 14-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit that is designed for low cost, low power, small size, and ease of use.

Features

  • Low power 8 ADC channels integrated into 1 package 110 mW per channel at 125 MSPS with scalable power options SNR: 74 dBFS (to Nyquist); SFDR: 90 dBc (to Nyquist) DNL: ±0.8 LSB (typical); INL: ±1.2 LSB (typical) Crosstalk, worst adjacent channel, 70 MHz,.
  • 1 dBFS:.
  • 83 dB typical Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 650 MHz full power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation.

📥 Download Datasheet

Datasheet preview – AD9681

Datasheet Details

Part number AD9681
Manufacturer Analog Devices
File Size 1.57 MB
Description 1.8 V Analog-to-Digital Converter
Datasheet download datasheet AD9681 Datasheet
Additional preview pages of the AD9681 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9680 - Dual Analog-to-Digital Converter
  • AD9683 - Analog-to-Digital Converter
  • AD9684 - Dual Analog-to-Digital Converter
  • AD9689 - Dual Analog-to-Digital Converter
  • AD9600 - 1.8 V Dual Analog-to-Digital Converter
  • AD9601 - 200 MSPS/250 MSPS 1.8 V Analog-to-Digital Converter
  • AD9608 - 1.8V Dual Analog-to-Digital Converter
  • AD9609 - 1.8V Analog-to-Digital Converter

Full PDF Text Transcription

Click to expand full text
Data Sheet Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter AD9681 FEATURES Low power 8 ADC channels integrated into 1 package 110 mW per channel at 125 MSPS with scalable power options SNR: 74 dBFS (to Nyquist); SFDR: 90 dBc (to Nyquist) DNL: ±0.8 LSB (typical); INL: ±1.2 LSB (typical) Crosstalk, worst adjacent channel, 70 MHz, −1 dBFS: −83 dB typical Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 650 MHz full power analog bandwidth 2 V p-p input voltage range 1.
Published: |