Datasheet4U Logo Datasheet4U.com

AD9992 - 12-Bit CCD Signal Processor

Datasheet Summary

Description

The AD9992 is a highly integrated CCD signal processor for digital still camera applications.

It includes a complete analog front end with analog to digital conversion combined with a full-function programmable timing generator.

Features

  • 1.8 V AFETG core Internal LDO regulator and charge pump circuitry Compatibility with 3 V or 1.8 V systems 24 programmable vertical clock outputs Correlated double sampler (CDS) with.
  • 3 dB, 0 dB, +3 dB, and +6 dB gain 6 dB to 42 dB, 10-bit variable gain amplifier (VGA) 12-bit, 40 MHz ADC Black level clamp with variable level control Complete on-chip timing generator Precision Timing core with 400 ps resolution On-chip 3 V horizontal and RG drivers General-purpose outputs (GPOs) for shutte.

📥 Download Datasheet

Datasheet preview – AD9992

Datasheet Details

Part number AD9992
Manufacturer Analog Devices
File Size 875.60 KB
Description 12-Bit CCD Signal Processor
Datasheet download datasheet AD9992 Datasheet
Additional preview pages of the AD9992 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9990 - 14-Bit CCD Signal Processor and Precision Timing Core
  • AD9991 - 10-Bit CCD Signal Processor
  • AD9993 - Integrated Mixed-Signal Front End
  • AD9994 - 12-Bit CCD Signal Processor
  • AD9995 - 12-Bit CCD Signal Processor with Precision Timing Generator
  • AD9901 - Ultrahigh Speed Phase/Frequency Discriminator
  • AD9910 - 3.3V CMOS Direct Digital Synthesizer
  • AD9911 - 500 MSPS Direct Digital Synthesizer

Full PDF Text Transcription

Click to expand full text
12-Bit CCD Signal Processor with Precision Timing Generator AD9992 FEATURES 1.8 V AFETG core Internal LDO regulator and charge pump circuitry Compatibility with 3 V or 1.8 V systems 24 programmable vertical clock outputs Correlated double sampler (CDS) with −3 dB, 0 dB, +3 dB, and +6 dB gain 6 dB to 42 dB, 10-bit variable gain amplifier (VGA) 12-bit, 40 MHz ADC Black level clamp with variable level control Complete on-chip timing generator Precision Timing core with 400 ps resolution On-chip 3 V horizontal and RG drivers General-purpose outputs (GPOs) for shutter and system support On-chip driver for external crystal On-chip sync generator with external sync input 105-lead CSP_BGA package, 8 mm × 8 mm, 0.
Published: |