Click to expand full text
Mixed-Signal Dual-Core Control Processor with ARM Cortex-M4/M0 and 16-bit ADCs
Preliminary Technical Data ADSP-CM411F/412F/413F/416F/417F/418F/419F
SYSTEM FEATURES
Up to 240 MHz ARM Cortex-M4 with floating-point unit with up to 160K Byte zero-wait-state ECC SRAM
Safety based dual independent- core concept Up to 1M Byte high performance ECC FLASH that can execute
instructions at near SRAM speed Highest precision, low latency 31-channel analog front end 100 MHz ARM Cortex-M0 supervisor core with 32K Byte zero
wait state ECC SRAM Single 3.