Datasheet4U Logo Datasheet4U.com

ADSP-TS101S - TigerSHARC Embedded Processor

Datasheet Summary

Description

GENERAL DESCRIPTION 2 Dual Compute Blocks

.

.

.

.

.

.

.

.

.

Features

  • 300 MHz, 3.3 ns Instruction Cycle Rate 6M Bits of Internal.
  • On-Chip.
  • SRAM Memory 19 mm ؋ 19 mm (484-Ball) or 27 mm ؋ 27 mm (625-Ball) PBGA Package Dual Computation Blocks.
  • Each Containing an ALU, a Multiplier, a Shifter, and a Register File Dual Integer ALUs, Providing Data Addressing and Pointer Manipulation Integrated I/O Includes 14 Channel DMA Controller, External Port, Four Link Ports, SDRAM Controller, Programmable Flag Pins, Two Timers, and Timer Expired Pin for Syste.

📥 Download Datasheet

Datasheet preview – ADSP-TS101S

Datasheet Details

Part number ADSP-TS101S
Manufacturer Analog Devices
File Size 472.17 KB
Description TigerSHARC Embedded Processor
Datasheet download datasheet ADSP-TS101S Datasheet
Additional preview pages of the ADSP-TS101S datasheet.
Other Datasheets by Analog Devices

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com a KEY FEATURES 300 MHz, 3.3 ns Instruction Cycle Rate 6M Bits of Internal—On-Chip—SRAM Memory 19 mm ؋ 19 mm (484-Ball) or 27 mm ؋ 27 mm (625-Ball) PBGA Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File Dual Integer ALUs, Providing Data Addressing and Pointer Manipulation Integrated I/O Includes 14 Channel DMA Controller, External Port, Four Link Ports, SDRAM Controller, Programmable Flag Pins, Two Timers, and Timer Expired Pin for System Integration 1149.
Published: |