Click to expand full text
www.DataSheet4U.com
Preliminary Technical Data
KEY FEATURES
500 MHz, 2.0 ns Instruction Cycle Rate 4M Bits of Internal—On-Chip—DRAM Memory 25×25 mm (576-Ball) Thermally Enhanced Ball Grid Array Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File Dual Integer ALUs, providing Data Addressing and Pointer Manipulation Integrated I/O Includes 10 Channel DMA Controller, External Port, Two Link Ports, SDRAM Controller, Programmable Flag Pins, Two Timers, and Timer Expired Pin for System Integration 1149.
ADSP-TS203S Datasheet
