Datasheet4U Logo Datasheet4U.com

ADSP21065L - Low-cost Sharc / 60 Mhz / 180 Mflops / 3.3v / Floating Point

This page provides the datasheet information for the ADSP21065L, a member of the ADSP-21065L Low-cost Sharc / 60 Mhz / 180 Mflops / 3.3v / Floating Point family.

Datasheet Summary

Description

The ADSP-21065L is a powerful member of the SHARC family of 32-bit processors optimized for cost sensitive applications.

Super Harvard Architecture offers the highest levels of performance and memory integration of any 32-bit DSP in the industry they are also the o

Features

  • 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance User-Configurable 544 Kbits On-Chip SRAM Memory Two External Port, DMA Channels and Eight Serial Port, DMA Channels DSP Microcomputer ADSP-21065L SDRAM Controller for Glueless Interface to Low Cost External Memory (@ 66 MHz) 64M Words External Address Range 12 Programmable I/O Pins and Two Timers with Event Capture Options Code-Compatible with ADSP-2106x Family 208-Lead MQFP or 196-Ball Mini-BGA Package 3.3 Volt Operation Flexible Data.

📥 Download Datasheet

Datasheet preview – ADSP21065L

Datasheet Details

Part number ADSP21065L
Manufacturer Analog Devices
File Size 376.80 KB
Description Low-cost Sharc / 60 Mhz / 180 Mflops / 3.3v / Floating Point
Datasheet download datasheet ADSP21065L Datasheet
Additional preview pages of the ADSP21065L datasheet.

📁 Similar Datasheet

  • ADS-1011 - 2.5us Sampling A/D Converter (DATEL)
  • ADS-112 - Low-Power Sampling A/D Converters (DATEL)
  • ADS-117 - Low-Power Sampling A/D Converters (Datel)
  • ADS-118 - Low-Power Sampling A/D Converters (DATEL)
  • ADS-118A - Low-Power Sampling A/D Converters (DATEL)
  • ADS-119 - Low-Power Sampling A/D Converters (DATEL)
  • ADS-1201HT - Harsh Environment A/D Converter (DATEL)
  • ADS-230 - 1.0/1.5MHz Sampling A/D Converter (DATEL)
  • ADS-231 - 1.0/1.5MHz Sampling A/D Converter (DATEL)
  • ADS-235 - 5MHz and 9MHz Sampling A/D Converters (DATEL)
Other Datasheets by Analog Devices

Full PDF Text Transcription

Click to expand full text
a SUMMARY High Performance Signal Computer for Communications, Audio, Automotive, Instrumentation and Industrial Applications Super Harvard Architecture Computer (SHARC®) Four Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit FloatingPoint Arithmetic 544 Kbits On-Chip SRAM Memory and Integrated I/O Peripheral I2S Support, for Eight Simultaneous Receive and Transmit Channels KEY FEATURES 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance User-Configurable 544 Kbits On-Chip SRAM Memory Two External Port, DMA Channels and Eight Serial Port, DMA Channels DSP Microcomputer ADSP-21065L SDRAM Controller for Glueless Interface to Low Cost External Memory (@ 66 MHz) 64M Words External Address Range 12 Programmable
Published: |