Datasheet4U Logo Datasheet4U.com

PACVGA105 - VGA Port Companion Circuit

General Description

The PACVGA105 incorporates 7 channels of ESD protection for signal lines commonly found in a VGA port for PCs.

Key Features

  • 7 channels of ESD protection designed to meet IEC-1000-4-2 Level-4 ESD requirements (8kV contact discharge) Very low loading capacitance from ESD protection diodes at less than 5pF typical TTL to CMOS level-translating buffers for the HSYNC and VSYNC lines Three independent supply pins (VCC, VRGB and VAUX) to facilitate operation with sub-micron Graphics Controller ICs High impedance pull-ups (50kΩ nominal to VAUX) for HSYNC and VSYNC inputs Pull-up resistors (1.8kΩ nominal to VCC) for.

📥 Download Datasheet

Datasheet Details

Part number PACVGA105
Manufacturer California Micro Devices
File Size 118.43 KB
Description VGA Port Companion Circuit
Datasheet download datasheet PACVGA105 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PACVGA105 VGA Port Companion Circuit ON Semiconductor
PACVGA200 VGA PORT COMPANION CIRCUIT California Micro Devices Corp
PACVGA201 VGA PORT COMPANION CIRCUIT California Micro Devices Corp
PACV35 V.35 TERMINATION NETWORK California Micro Devices Corp
PAC-130 AC POWERLINE TVS COMPONENT Protek Devices

Other Datasheets by California Micro Devices

Part Number Description
PACVGA100 VGA Port ESD Protection and Termination Network
PACVGA101 VGA Port ESD Protection and Termination Network
PACVGA-100 VGA PROTECTION AND TERMINATION NETWORK
PACVGA-101 VGA PROTECTION AND TERMINATION NETWORK
PACDN009 5 Channel ESD Protection Array

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PACVGA105 VGA Port Companion Circuit Features • 7 channels of ESD protection designed to meet IEC-1000-4-2 Level-4 ESD requirements (8kV contact discharge) Very low loading capacitance from ESD protection diodes at less than 5pF typical TTL to CMOS level-translating buffers for the HSYNC and VSYNC lines Three independent supply pins (VCC, VRGB and VAUX) to facilitate operation with sub-micron Graphics Controller ICs High impedance pull-ups (50kΩ nominal to VAUX) for HSYNC and VSYNC inputs Pull-up resistors (1.8kΩ nominal to VCC) for DDC_CLK and DDC_DATA lines Compact 16-pin QSOP package Lead-free version available Product Description The PACVGA105 incorporates 7 channels of ESD protection for signal lines commonly found in a VGA port for PCs.