Datasheet4U Logo Datasheet4U.com

CS2600 - Fractional-N Clock Synthesizer and Clock Multiplier

General Description

The CS2600 is a system-clocking device incorporating a programmable phase-locked loop (PLL).

The hybrid analog/ digital PLL architecture comprises a delta-sigma fractional-N analog PLL and a digital frequency-locked loop (FLL).

Key Features

  • Clock frequency synthesizer incorporating delta-sigma fractional-N analog PLL.
  • Generates low-jitter 6.
  • 75 MHz clock (CLK_OUT) from 8.
  • 75 MHz timing reference (REF_CLK_IN).
  • Fractional clock multiplier and jitter reduction using hybrid analog/digital PLL.
  • Generates low-jitter 6.
  • 75 MHz clock (CLK_OUT), synchronized to a 50 Hz.
  • 30 MHz low-quality or intermittent frequency reference (CLK_IN).
  • Flexible timing reference source.

📥 Download Datasheet

Datasheet Details

Part number CS2600
Manufacturer Cirrus Logic
File Size 2.48 MB
Description Fractional-N Clock Synthesizer and Clock Multiplier
Datasheet download datasheet CS2600 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CS2609 N- & P-Channel Trench Power MOSFET CASS
CS2660-7R 100 Watt DC-DC Converters Power-One
CS2698ANR Silicon N-Channel Power MOSFET CR Micro
CS20-12io1 Thyristor IXYS
CS20-14io1 Thyristor IXYS

Other Datasheets by Cirrus Logic

Part Number Description
CS2000-CP Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP Fractional-N Clock Synthesizer & Clock Multiplier
CS2100-CP Fractional-N Clock Multiplier
CS22210 WIRELESS PCI/USB CONTROLLER
CS22220 WIRELESS PCI/USB CONTROLLER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CS2600 Fractional-N Clock Synthesizer and Multiplier Features • Clock frequency synthesizer incorporating delta-sigma fractional-N analog PLL — Generates low-jitter 6–75 MHz clock (CLK_OUT) from 8–75 MHz timing reference (REF_CLK_IN) • Fractional clock multiplier and jitter reduction using hybrid analog/digital PLL — Generates low-jitter 6–75 MHz clock (CLK_OUT), synchronized to a 50 Hz–30 MHz low-quality or intermittent frequency reference (CLK_IN) • Flexible timing reference source — External clock, external crystal, or built-in oscillator • High resolution PLL ratio (1 PPM) • Automatic rate control (ARC) for digital audio applications — Seamless transitions through changes in CLK_IN frequency reference • Customer-programmable startup configuration, using integrated one-time programma