Datasheet4U Logo Datasheet4U.com

CS2600 - Fractional-N Clock Synthesizer and Clock Multiplier

Datasheet Summary

Description

The CS2600 is a system-clocking device incorporating a programmable phase-locked loop (PLL).

The hybrid analog/ digital PLL architecture comprises a delta-sigma fractional-N analog PLL and a digital frequency-locked loop (FLL).

Features

  • Clock frequency synthesizer incorporating delta-sigma fractional-N analog PLL.
  • Generates low-jitter 6.
  • 75 MHz clock (CLK_OUT) from 8.
  • 75 MHz timing reference (REF_CLK_IN).
  • Fractional clock multiplier and jitter reduction using hybrid analog/digital PLL.
  • Generates low-jitter 6.
  • 75 MHz clock (CLK_OUT), synchronized to a 50 Hz.
  • 30 MHz low-quality or intermittent frequency reference (CLK_IN).
  • Flexible timing reference source.

📥 Download Datasheet

Datasheet preview – CS2600

Datasheet Details

Part number CS2600
Manufacturer Cirrus Logic
File Size 2.48 MB
Description Fractional-N Clock Synthesizer and Clock Multiplier
Datasheet download datasheet CS2600 Datasheet
Additional preview pages of the CS2600 datasheet.
Other Datasheets by Cirrus Logic

Full PDF Text Transcription

Click to expand full text
CS2600 Fractional-N Clock Synthesizer and Multiplier Features • Clock frequency synthesizer incorporating delta-sigma fractional-N analog PLL — Generates low-jitter 6–75 MHz clock (CLK_OUT) from 8–75 MHz timing reference (REF_CLK_IN) • Fractional clock multiplier and jitter reduction using hybrid analog/digital PLL — Generates low-jitter 6–75 MHz clock (CLK_OUT), synchronized to a 50 Hz–30 MHz low-quality or intermittent frequency reference (CLK_IN) • Flexible timing reference source — External clock, external crystal, or built-in oscillator • High resolution PLL ratio (1 PPM) • Automatic rate control (ARC) for digital audio applications — Seamless transitions through changes in CLK_IN frequency reference • Customer-programmable startup configuration, using integrated one-time programma
Published: |