CY28401 Datasheet PDF - Cypress Semiconductor 100-MHz Differential Buffer Specs

CY28401 - 100-MHz Differential Buffer

Datasheet Summary

Description

The CY28401 is a differential buffer and serves as a companion device to the CK409 or CK410 clock generator.

The device is capable of distributing the Serial Reference Clock (SRC) in PCI Express and SATA implementations.

Features

CK409 or CK410 companion buffer.
Eight differential 0.7v clock pairs.
Individual OE controls.
Low CTC jitter (< 50 ps).
Programmable bandwidth.
SRC_STOP# power management control.
SMBus Block/Byte/Word Read and Write support.
3.3V operation.
PLL Bypass-configurable.
Divide by 2 programmable.
48-pin SSOP package Functional.

Datasheet Details

Part number	CY28401
Manufacturer	Cypress Semiconductor
File Size	235.81 KB
Description	100-MHz Differential Buffer
Datasheet	CY28401 Datasheet
Additional preview pages of the CY28401 datasheet.

📁 Similar Datasheet

CY28401 - 100MHz Differential Buffer (Silicon Laboratories)

CY28400 - 100MHz Differential Buffer (Silicon Laboratories)

CY28400-2 - 100MHz Differential Buffer (Silicon Laboratories)

CY28410 - Clock Generator (SpectraLinear)

CY28410-2 - Clock Generator (SpectraLinear)

CY28411 - Clock Generator (Silicon Laboratories)

CY28411-1 - Clock Generator (SpectraLinear)

CY28412 - Clock Generator (SpectraLinear)

CY28437 - Clock Generator (SpectraLinear)

CY28439 - Clock Generator (SpectraLinear)

Full PDF Text Transcription

Click to expand full text

CY28401 100-MHz Differential Buffer for PCI Express and SATA Features • CK409 or CK410 companion buffer • Eight differential 0.7v clock pairs • Individual OE controls • Low CTC jitter (< 50 ps) • Programmable bandwidth • SRC_STOP# power management control • SMBus Block/Byte/Word Read and Write support • 3.3V operation • PLL Bypass-configurable • Divide by 2 programmable • 48-pin SSOP package Functional Description The CY28401 is a differential buffer and serves as a companion device to the CK409 or CK410 clock generator. The device is capable of distributing the Serial Reference Clock (SRC) in PCI Express and SATA implementations.

Published: Sep 24, 2005 |