Datasheet4U Logo Datasheet4U.com

CY7C09159AV - 3.3-V 8 K x 9 Synchronous Dual Port Static RAM

Key Features

  • True dual-ported memory cells which allow simultaneous access of the same memory location.
  • Flow-through/Pipelined device.
  • 8 K × 9 organization (CY7C09159AV).
  • Three Modes.
  • Flow-through.
  • Pipelined.
  • Burst.
  • Pipelined output mode on both ports allows fast 67-MHz operation.
  • 0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power.
  • High-speed clock to data access 9 ns (max. ) Logic Block Diagram.
  • 3.3 V Low operating power.

📥 Download Datasheet

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY7C09159 8K/16K x 9 Synchronous Dual-Port Static RAM
CY7C09169 8K/16K x 9 Synchronous Dual-Port Static RAM
CY7C09179V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09189 (CY7C09xx9) 64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09189V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09199 (CY7C09xx9) 64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09199V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09079V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09089 (CY7C09xx9) 64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09089V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C09169AVTITLE CY7C09159AV 3.3-V 8 K × 9 Synchronous Dual Port Static RAM Features ■ True dual-ported memory cells which allow simultaneous access of the same memory location ■ Flow-through/Pipelined device ❐ 8 K × 9 organization (CY7C09159AV) ■ Three Modes ❐ Flow-through ❐ Pipelined ❐ Burst ■ Pipelined output mode on both ports allows fast 67-MHz operation ■ 0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power ■ High-speed clock to data access 9 ns (max.) Logic Block Diagram ■ 3.