Datasheet4U Logo Datasheet4U.com

CY7C1022 - 32K x 16 Static RAM

Datasheet Summary

Description

of read and write modes.

The input/output pins (I/O1 through I/O16) are placed in a high-impedance state when the device is deselected (CE LOW), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE HIGH, and WE LOW).

Features

  • 5.0V operation (± 10%).
  • High speed.
  • tAA = 12 ns.
  • Low active power.
  • 825 mW (max. , 10 ns, “L” version).
  • Very Low standby power.
  • 500 µW (max. , “L” version).
  • Automatic power-down when deselected.
  • Independent Control of Upper and Lower bytes.
  • Available in 400-mil SOJ enable (BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is written into the location specified on the address pins (A0 through A14). If.

📥 Download Datasheet

Datasheet preview – CY7C1022

Datasheet Details

Part number CY7C1022
Manufacturer Cypress Semiconductor
File Size 151.72 KB
Description 32K x 16 Static RAM
Datasheet download datasheet CY7C1022 Datasheet
Additional preview pages of the CY7C1022 datasheet.

📁 Similar Datasheet

  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
022CY7C10 www.DataSheet4U.com PRELIMINARY CY7C1022 32K x 16 Static RAM Features • 5.0V operation (± 10%) • High speed — tAA = 12 ns • Low active power — 825 mW (max., 10 ns, “L” version) • Very Low standby power — 500 µW (max., “L” version) • Automatic power-down when deselected • Independent Control of Upper and Lower bytes • Available in 400-mil SOJ enable (BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is written into the location specified on the address pins (A0 through A14). If byte high enable (BHE) is LOW, then data from I/O pins (I/O9 through I/O16) is written into the location specified on the address pins (A0 through A14). Reading from the device is accomplished by taking chip enable (CE) HIGH and output enable (OE) LOW while forcing the write enable (WE) HIGH.
Published: |