CY7C1320JV18 datasheet by Cypress (now Infineon).
This datasheet includes multiple variants, all published together in a single manufacturer document.
| Part number | CY7C1320JV18 |
|---|---|
| Datasheet | CY7C1320JV18 CY7C1316JV18 Datasheet (PDF) |
| File Size | 660.79 KB |
| Manufacturer | Cypress (now Infineon) |
| Description | 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
|
|
The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a one-bit burst counter. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K.
View all Cypress (now Infineon) datasheets
| Part Number | Description |
|---|---|
| CY7C1320AV18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CY7C1320BV18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CY7C1320CV18 | (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CY7C1320KV18 | 18-Mbit DDR II SRAM Two-Word Burst Architecture |
| CY7C132 | 2K x 8 Dual-Port Static RAM |
| CY7C1321BV18 | 1.8V Synchronous Pipelined SRAM |
| CY7C1321KV18 | 18-Mbit DDR II SRAM Four-Word Burst Architecture |
| CY7C1323BV25 | 18-Mbit 4-Word Burst SRAM |
| CY7C1325 | 256K x 18 Synchronous 3.3V Cache RAM |
| CY7C1325G | 4-Mbit (256K 횞 18) Flow-Through Sync SRAM |
