Datasheet4U Logo Datasheet4U.com

CY7C1339G - 4-Mbit Pipelined Sync SRAM

Datasheet Summary

Description

The CY7C1339G SRAM integrates 128K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK).

Features

  • Registered inputs and outputs for pipelined operation.
  • 128K × 32 common I/O architecture.
  • 3.3 V core power supply (VDD).
  • 2.5 V/3.3 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 4.0 ns (for 133-MHz device).
  • Provide high-performance 3-1-1-1 access rate.
  • User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences.
  • Separate processor and controller address strobes.
  • Synchronous self-timed writes.
  • Asyn.

📥 Download Datasheet

Datasheet preview – CY7C1339G

Datasheet Details

Part number CY7C1339G
Manufacturer Cypress Semiconductor
File Size 904.85 KB
Description 4-Mbit Pipelined Sync SRAM
Datasheet download datasheet CY7C1339G Datasheet
Additional preview pages of the CY7C1339G datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1339G 4-Mbit (128K × 32) Pipelined Sync SRAM 4-Mbit (128K × 32) Pipelined Sync SRAM Features ■ Registered inputs and outputs for pipelined operation ■ 128K × 32 common I/O architecture ■ 3.3 V core power supply (VDD) ■ 2.5 V/3.3 V I/O power supply (VDDQ) ■ Fast clock-to-output times ❐ 4.
Published: |