Datasheet4U Logo Datasheet4U.com

CY7C1526V18 - (CY7C15xxV18) SRAM 4-Word Burst Architecture

This page provides the datasheet information for the CY7C1526V18, a member of the CY7C1511V18 (CY7C15xxV18) SRAM 4-Word Burst Architecture family.

Datasheet Summary

Description

The CY7C1511V18, CY7C1526V18, CY7C1513V18, and CY7C1515V18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture.

QDR-II architecture consists of two separate ports to access the memory array.

Features

  • Separate Independent Read and Write Data Ports.
  • Supports concurrent transactions.
  • 250-MHz Clock for High Bandwidth.
  • 4-Word Burst for reducing address bus frequency.
  • Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 500 MHz) at 250 MHz.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Two output clocks (C and C) accounts for clock skew and flight time mismatchi.

📥 Download Datasheet

Datasheet preview – CY7C1526V18

Datasheet Details

Part number CY7C1526V18
Manufacturer Cypress Semiconductor
File Size 561.73 KB
Description (CY7C15xxV18) SRAM 4-Word Burst Architecture
Datasheet download datasheet CY7C1526V18 Datasheet
Additional preview pages of the CY7C1526V18 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.
Published: |