Datasheet4U Logo Datasheet4U.com

CY7C955 - AX ATM-SONET/SDH Transceiver

Description

The Cypress Semiconductor CY7C955 is a Transceiver chip designed to carry ATM cells across SONET/SDH systems.

Features

  • WAN and LAN ATM physical layer device.
  • Provides complete physical layer transport of ATM cells at:.
  • STS.
  • 3c/ STM.
  • 1 rate of 155.52 MHz.
  • STS.
  • 1 rate of 51.84 MHz.
  • Compliant with ATM Forum User Network Interface 3.1 specification.
  • UTOPIA ATM interface.
  • ATM cell processing including:.
  • HEC generation/verification.
  • Cell scrambling/descrambling.
  • Rate adaption/idle cell filtering.
  • L.

📥 Download Datasheet

📁 Similar Datasheet

  • CY7C960 - Low Cost VMEbus Interface Controller (Cypress)
  • CY7C961 - Low Cost VMEbus Interface Controller (Cypress)
  • CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C008V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009V - 128K x 8 Dual-Port Static RAM (Cypress)
  • CY7C018 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C018V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C019 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C019V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
PRELIMINARY CY7C955 AX™ ATM-SONET/SDH Transceiver Features • WAN and LAN ATM physical layer device • Provides complete physical layer transport of ATM cells at: — STS−3c/ STM −1 rate of 155.52 MHz — STS−1 rate of 51.84 MHz • Compliant with ATM Forum User Network Interface 3.1 specification • UTOPIA ATM interface • ATM cell processing including: — HEC generation/verification — Cell scrambling/descrambling — Rate adaption/idle cell filtering — Local Flow Control — Cell alignment • SONET frame processing including: — Compliant with Bellcore GR−253, I.432, T1.105, and G.
Published: |