Datasheet4U Logo Datasheet4U.com

CY23S09 - Low Cost 3.3V Spread Aware Zero Delay Buffer

Datasheet Summary

Description

The CY23S09 is a low cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16-pin SOIC package.

The CY23S05 is an 8-pin version of the CY23S09.

Features

  • 10 MHz to 100 MHz and 133 MHz operating range, compatible with CPU and PCI bus frequencies.
  • Zero input-output propagation delay.
  • Multiple low skew outputs.
  • Output-output skew less than 250 ps.
  • Device-device skew less than 700 ps.
  • One input drives five outputs (CY23S05).
  • One input drives nine outputs, grouped as 4 + 4 + 1 (CY23S09).
  • Less than 200 ps Cycle-to-cycle jitter.
  • Test mode to bypass PLL (CY23S09 only, see Select Input Decoding for CY23S09 on.

📥 Download Datasheet

Datasheet preview – CY23S09

Datasheet Details

Part number CY23S09
Manufacturer Cypress
File Size 261.11 KB
Description Low Cost 3.3V Spread Aware Zero Delay Buffer
Datasheet download datasheet CY23S09 Datasheet
Additional preview pages of the CY23S09 datasheet.
Other Datasheets by Cypress

Full PDF Text Transcription

Click to expand full text
CY23S09, CY23S05 Low Cost 3.3 V Spread Aware Zero Delay Buffer Features ■ 10 MHz to 100 MHz and 133 MHz operating range, compatible with CPU and PCI bus frequencies ■ Zero input-output propagation delay ■ Multiple low skew outputs ❐ Output-output skew less than 250 ps ❐ Device-device skew less than 700 ps ❐ One input drives five outputs (CY23S05) ❐ One input drives nine outputs, grouped as 4 + 4 + 1 (CY23S09) ■ Less than 200 ps Cycle-to-cycle jitter ■ Test mode to bypass PLL (CY23S09 only, see Select Input Decoding for CY23S09 on page 4) ■ Available in space saving 16-pin, 150-mil SOIC, 4.4 mm TSSOP (CY23S09) or 8-pin, 150-mil SOIC package (CY23S05) ■ 3.3 V operation, advanced 0.65 CMOS technology ■ Spread Aware Functional Description The CY23S09 is a low cost 3.
Published: |