Datasheet4U Logo Datasheet4U.com

CY26580 - Network Applications Clock

Datasheet Summary

Features

  • Integrated phase-locked loop (PLL).
  • Low-jitter, high-accuracy outputs.
  • 3.3V operation Benefits.
  • Internal PLL with precision operation.
  • Meets critical timing requirements in complex system designs.
  • Enables.

📥 Download Datasheet

Datasheet preview – CY26580

Datasheet Details

Part number CY26580
Manufacturer Cypress
File Size 155.29 KB
Description Network Applications Clock
Datasheet download datasheet CY26580 Datasheet
Additional preview pages of the CY26580 datasheet.

📁 Similar Datasheet

  • CY26 - Crystal (Pletronics)
  • CY26049-22 - Global Communications Clock Generator (Cypress Semiconductor)
  • CY26049-36 - Global Communications Clock Generator (Cypress Semiconductor)
  • CY26112 - One-PLL General Purpose Clock Generator (Cypress Semiconductor)
  • CY26121 - Spread Spectrum Clock Generator (Cypress Semiconductor)
  • CY26126 - Dual Output 125-MHz Clock Generator (Cypress Semiconductor)
  • CY26187-2 - Broadcom Reference Design Clock Generator (Cypress Semiconductor)
  • CY26200 - T1/E1 Clock Generator (Cypress Semiconductor)
  • CY2037 - High Accuracy EPROM Programmable PLL Die for Crystal Oscillators (Cypress Semiconductor)
  • CY2071A - Single-PLL General-Purpose EPROM Programmable Clock Generator (Cypress Semiconductor)
Other Datasheets by Cypress
  • CY26114 - One-PLL Clock Generator
  • CY22392 - Automotive Flash Programmable Clock Generator
  • CY2304 - 3.3V Zero Delay Buffer
  • CY2304NZ - Four Output PCI-X and General Purpose Buffer
  • CY2305 - Low Cost 3.3 V Zero Delay Buffer
  • CY2308 - 3.3V Zero Delay Buffer
  • CY2309 - Low Cost 3.3 V Zero Delay Buffer
  • CY23EP05 - 5 Output Zero Delay Buffer

Full PDF Text Transcription

Click to expand full text
CY26580 PacketClock™ Network Applications Clock Features ■ Integrated phase-locked loop (PLL) ■ Low-jitter, high-accuracy outputs ■ 3.3V operation Benefits ■ Internal PLL with precision operation ■ Meets critical timing requirements in complex system designs ■ Enables application compatibility Table 1. Frequency Table Part Number Outputs CY26580-1 2 Input Frequency 125MHz or 25-MHz driven Output Frequencies 100 MHz, 133.33 MHz Logic Block Diagram CLK OSC. QΦ VCO P PLL OUTPUT MULTIPLEXER AND DIVIDERS SEL_25 SEL_CLK Table 2. Input Select Options SEL_25 X 0 1 SEL_CLK 0 1 1 VDD VDD GND GND Input Type Driven Driven Input Frequency CLK1 Do not use 125 133.33 25 133.33 133.
Published: |