Datasheet4U Logo Datasheet4U.com

CY2304 - 3.3V Zero Delay Buffer

General Description

The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications.

The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin.

Key Features

  • Zero input-output propagation delay, adjustable by capacitive load on FBK input.
  • Multiple configurations.
  • Multiple low-skew outputs.
  • 10 MHz to 133 MHz operating range.
  • 90 ps typical peak cycle-to-cycle jitter at 15 pF, 66 MHz.
  • Space-saving 8-pin 150-mil small outline integrated circuit (SOIC) package.
  • 3.3 V operation.
  • Industrial temperature available Functional.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY2304 3.3 V Zero Delay Buffer 3.3 V Zero Delay Buffer Features ■ Zero input-output propagation delay, adjustable by capacitive load on FBK input ■ Multiple configurations ■ Multiple low-skew outputs ■ 10 MHz to 133 MHz operating range ■ 90 ps typical peak cycle-to-cycle jitter at 15 pF, 66 MHz ■ Space-saving 8-pin 150-mil small outline integrated circuit (SOIC) package ■ 3.3 V operation ■ Industrial temperature available Functional Description The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin.