Datasheet4U Logo Datasheet4U.com

CY2308 - 3.3V Zero Delay Buffer

General Description

The CY2308 is a 3.3 V Zero Delay Buffer designed to distribute high speed clocks in PC, workstation, datacom, telecom, and other high performance applications.

The part has an on-chip PLL that locks to an input clock presented on the REF pin.

Key Features

  • Zero input-output propagation delay, adjustable by capacitive load on FBK input.
  • Multiple configurations, see Available CY2308 Configurations on page 4 for more details.
  • Multiple low skew outputs.
  • Two banks of four outputs, three-stateable by two select inputs.
  • 10 MHz to 133 MHz operating range.
  • 75 ps typical cycle-to-cycle jitter (15 pF, 66 MHz).
  • Space saving 16-pin 150 mil SOIC package or 16-pin TSSOP.
  • 3.3 V operation.
  • Industrial temperature availa.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY2300 Phase-Aligned Clock Multiplier Cypress Semiconductor
CY2302 Frequency Multiplier and Zero Delay Buffer Cypress Semiconductor
CY2303 Phase-Aligned Clock Multiplier Cypress Semiconductor
CY2305C Zero Delay Buffers Cypress Semiconductor
CY2309C Zero Delay Buffers Cypress Semiconductor

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY2304 3.3V Zero Delay Buffer
CY2304NZ Four Output PCI-X and General Purpose Buffer
CY2305 Low Cost 3.3 V Zero Delay Buffer
CY2309 Low Cost 3.3 V Zero Delay Buffer
CY23EP05 5 Output Zero Delay Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY2308 3.3 V Zero Delay Buffer 3.3 V Zero Delay Buffer Features ■ Zero input-output propagation delay, adjustable by capacitive load on FBK input ■ Multiple configurations, see Available CY2308 Configurations on page 4 for more details ■ Multiple low skew outputs ■ Two banks of four outputs, three-stateable by two select inputs ■ 10 MHz to 133 MHz operating range ■ 75 ps typical cycle-to-cycle jitter (15 pF, 66 MHz) ■ Space saving 16-pin 150 mil SOIC package or 16-pin TSSOP ■ 3.3 V operation ■ Industrial temperature available Functional Description The CY2308 is a 3.3 V Zero Delay Buffer designed to distribute high speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip PLL that locks to an input clock presented on the REF pin.