Download PI6CB332012A Datasheet PDF
PI6CB332012A page 2
Page 2
PI6CB332012A page 3
Page 3

PI6CB332012A Description

Features The PI6CB332012A is a low-power PCIe® 5.0/6.0 clock buffer. It takes a reference input to fanout 12 low-power differential HCSL outputs up to 400MHz, with on-chip terminations for 85Ω output impedance. An individual OE pin for each output provides easier power management.