DS21Q42 Key Features
- Additional hardware signaling capability including
- Receive signaling re-insertion to a backplane multiframe sync
- Availability of signaling in a separate PCM data stream
- Signaling freezing
- Interrupt generated on change of signaling data Full HDLC controller with 64-byte buffers in both transmit and receive p