Datasheet4U Logo Datasheet4U.com

DS21Q48 - 5V E1/T1/J1 Line Interface

General Description

44 1 44 TQFP 7mm CABGA ORDERING INFORMATION Single-Channel Devices: DS2148TN 44-Pin TQFP DS2148T 44-Pin TQFP DS2148GN 7mm CABGA DS2148G 7mm CABGA Four-Channel Devices: DS21Q48N (Quad) BGA DS21Q48 (Quad) BGA (-40°

Key Features

  • Complete E1, T1, or J1 line interface unit (LIU) Supports both long- and short-haul trunks Internal software-selectable receive-side termination for 75Ω/100Ω/120W 5V power supply 32-bit or 128-bit crystal-less jitter attenuator requires only a 2.048MHz master clock for both E1 and T1 with option to use 1.544MHz for T1 Generates the appropriate line build outs, with and without return loss, for E1 and DSX-1 and CSU line build outs for T1 AMI, HDB3, and B8ZS, encoding.

📥 Download Datasheet

Datasheet Details

Part number DS21Q48
Manufacturer Dallas Semiconducotr
File Size 544.74 KB
Description 5V E1/T1/J1 Line Interface
Datasheet download datasheet DS21Q48 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS21Q348 3.3V E1/T1/J1 Line Interface Maxim Integrated
DS21Q50 Quad E1 Transceiver Maxim Integrated Products
DS21Q58 Dallas Semiconductor Maxim Integrated Products
DS21Q59 RELIABILITY REPORT FOR DS21Q59/ REV A2 Maxim Integrated Products
DS21054E 16K 1.8V I2C SERIAL EEPROM Microchip Technology

Other Datasheets by Dallas Semiconducotr

Part Number Description
DS21Q41B Quad T1 Framer
DS21Q42 Enhanced QUAD T1 FRAMER
DS21Q43A Quad E1 Framer
DS21Q44 Enhanced QUAD E1 FRAMER
DS21Q348 3.3V E1/T1/J1 Line Interface

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS2148/DS21Q48 5V E1/T1/J1 Line Interface www.maxim-ic.com FEATURES § § § § § Complete E1, T1, or J1 line interface unit (LIU) Supports both long- and short-haul trunks Internal software-selectable receive-side termination for 75Ω/100Ω/120W 5V power supply 32-bit or 128-bit crystal-less jitter attenuator requires only a 2.048MHz master clock for both E1 and T1 with option to use 1.544MHz for T1 Generates the appropriate line build outs, with and without return loss, for E1 and DSX-1 and CSU line build outs for T1 AMI, HDB3, and B8ZS, encoding/decoding 16.384MHz, 8.192MHz, 4.096MHz, or 2.