Datasheet Details
| Part number | DFPADD |
|---|---|
| Manufacturer | Digital Core Design |
| File Size | 151.46 KB |
| Description | Floating Point Pipelined Adder Unit |
| Datasheet | DFPADD_DigitalCoreDesign.pdf |
|
|
|
Overview: DFPADD .. Floating Point Pipelined Adder Unit ver 2.50 OVERVIEW ● Fully synthesizable, static synchronous design with no internal tri-states The DFPADD uses the pipelined mathematics algorithm to pute sum of two arguments. The input numbers format is according to IEEE-754 standard. DFPADD supports single precision real number. Add operation was pipelined up to 5 levels. Input data are fed every clock cycle. The first result appears after 5 clock periods latency and next results are available each clock cycle. Full IEEE754 precision and accuracy were included.
| Part number | DFPADD |
|---|---|
| Manufacturer | Digital Core Design |
| File Size | 151.46 KB |
| Description | Floating Point Pipelined Adder Unit |
| Datasheet | DFPADD_DigitalCoreDesign.pdf |
|
|
|
| Brand Logo | Part Number | Description | Other Manufacturers |
|---|---|---|---|
![]() |
DFP1000 | Dual output 1000 Watt AC/DC PFC front-end for distributed power architectures | Artesyn Technologies |
| DFP14 | Thick Film Resistor Networks Flat Pack | Vishay Siliconix | |
| DFP16 | Thick Film Resistor Networks Flat Pack | Vishay Siliconix | |
![]() |
DFP2N60 | N-Channel MOSFET | DnI |
![]() |
DFP30N06 | N-Channel MOSFET | DnI |
| Part Number | Description |
|---|---|
| DFPAU | Floating Point Arithmetic Coprocessor |
| DFPAU-DP | Floating Point Arithmetic Coprocessor Double Precision |
| DFP2INT | Floating Point To Integer Pipelined Converter |
| DFPCOMP | Floating Point Comparator Unit |
| DFPDIV | Floating Point Pipelined Divider Unit |
| DFPIC1655X | High Performance Configurable 8-bit RISC Microcontroller |
| DFPIC165X | High Performance 8-bit RISC Microcontroller |
| DFPMU | Floating Point Coprocessor |
| DFPMU-DP | Floating Point Coprocessor Double Precision |
| DFPMUL | Floating Point Pipelined Multiplier Unit |