Datasheet4U Logo Datasheet4U.com

M12L5121632A - Synchronous DRAM

Description

The device is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits.

Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.

Features

  • JEDEC standard 3.3V power supply.
  • LVTTL compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst Read single write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period (8K cycle).
  • All Pb-free products are RoHS-.

📥 Download Datasheet

Datasheet preview – M12L5121632A

Datasheet Details

Part number M12L5121632A
Manufacturer ESMT
File Size 1.66 MB
Description Synchronous DRAM
Datasheet download datasheet M12L5121632A Datasheet
Additional preview pages of the M12L5121632A datasheet.
Other Datasheets by ESMT

Full PDF Text Transcription

Click to expand full text
ESMT SDRAM M12L5121632A (2T) 8M x 16 Bit x 4 Banks Synchronous DRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL compatible with multiplexed address  Four banks operation  MRS cycle with address key programs - CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave )  All inputs are sampled at the positive going edge of the system clock  Burst Read single write operation  DQM for masking  Auto & self refresh  64ms refresh period (8K cycle)  All Pb-free products are RoHS-Compliant ORDERING INFORMATION Product ID M12L5121632A-5TG2T M12L5121632A-6TG2T M12L5121632A-7TG2T M12L5121632A-5BG2T M12L5121632A-6BG2T M12L5121632A-7BG2T Max Package Comments Freq.
Published: |