| Part number | 74LS107 |
|---|---|
| Download | 74LS107 Datasheet (PDF) |
| File Size | 143.69 KB |
| Manufacturer | Unknown Manufacturer |
| Description | Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops |
|
|
| Part Number | Description |
|---|---|
| 74LS134 | 12-input NAND gate |
| 74LS138 | 1-of-8 Decoder/Demultiplexer |
| 74LS158PC | Quad 2-Line to 1-Line Data Selectors/Multiplexers |
| 74LS168A | BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS |
| 74LS169 | BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS |
This device contains two independent negative-edge-triggered J-K flip-flops with plementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse The data on the J and K inputs may change while the clock is high or low without...
