HM63921 - 2048-word x 9-bit CMOS Parallel In-Out FIFO Memory

Key Features

First-in, first-out dual port memory 2 k × 9 organization Low-power CMOS 1.3 micron technology Asynchronous and simultaneous read and write Fully expandable in depth and/or width Single 5 V power supply Empty and full warning flags Half-full flag Access time: 22/25/35 ns Package: 300-mil 28-pin plastic DIP package 300-mil 28-pin plastic SOJ package Ordering Information Type name HM63921P-20R HM63.

HM63921 2048-word x 9-bit cmos parallel in-out fifo memory by Unknown Manufacturer - Datasheet Preview

Datasheet Details

Part number	HM63921
Manufacturer	Unknown Manufacturer
File Size	95.41 KB
Description	2048-word x 9-bit CMOS Parallel In-Out FIFO Memory
Datasheet	HM63921 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
HM63021	2048-word x 8-bit Line Memory	Renesas Technology
HM6313	Step-up DC-DC Converter	H&M semi
HM6383	Synchronous Boost converter	H&M semi
HM6-6617B883	2K x 8 CMOS PROM	Intersil Corporation
HM6-6642-9	512 x 8 CMOS PROM	Intersil Corporation

Other Datasheets by Unknown Manufacturer

Part Number	Description
HM63021P-34	CMOS 16K Line Memory
HM69	High Current Low Profile Surface Mount Inductors

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

HM63921 Series 2048-word × 9-bit CMOS Parallel In-Out FIFO Memory The HM63921 is a first-in, first-out memory that utilizes a high performance static RAM array with internal algorithm that controls, monitors and declares status of the memory by empty flag, full flag and half-full flag, to prevent data overflow or underflow. Expansion logic warrants unlimited expansion capability in width and depth. Both read and write are independent from each other and their corresponding pointers are designed to select the proper locations out of the entire array serially without address information to load or unload data. Data is toggled in and out of the device through the use of the write enable (W) and read enable (R) pins. The device has a read/write cycle time of 30/35/45 ns.