Datasheet4U Logo Datasheet4U.com

PA7024 - Programmable Electrically Erasable Logic Array

This page provides the datasheet information for the PA7024, a member of the PA7 Programmable Electrically Erasable Logic Array family.

Datasheet Summary

Description

The PA7024 is a member of the Programmable Electrically Erasable Logic (PEEL™) Array family based on ICT’s CMOS EEPROM technology.

PEEL™ Arrays free designers from the limitations of ordinary PLDs by providing the architectural flexibility and speed needed for today’s programmable logic designs.

Features

  • s CMOS Electrically Erasable Technology - Reprogrammable in 24-pin DIP, SOIC and 28-pin PLCC packages -Optional JN package for 22V10 power/ground compatibility Most Powerful 24-pin PLD Available - 20 I/Os, 2 inputs/clocks, 40 registers/latches - 40 logic cell output functions - PLA structure with true product-term sharing - Logic functions and registers can be I/O-buried Flexible Logic Cell - Multiple output functions per cell - D,T and JK registers with special features - Independent or global.

📥 Download Datasheet

Datasheet preview – PA7024

Datasheet Details

Part number PA7024
Manufacturer ETC
File Size 427.05 KB
Description Programmable Electrically Erasable Logic Array
Datasheet download datasheet PA7024 Datasheet
Additional preview pages of the PA7024 datasheet.
Other Datasheets by ETC

Full PDF Text Transcription

Click to expand full text
Commercial/ Industrial PA7024 PA7024 PEELTM Array Programmable Electrically Erasable Logic Array Features s CMOS Electrically Erasable Technology - Reprogrammable in 24-pin DIP, SOIC and 28-pin PLCC packages -Optional JN package for 22V10 power/ground compatibility Most Powerful 24-pin PLD Available - 20 I/Os, 2 inputs/clocks, 40 registers/latches - 40 logic cell output functions - PLA structure with true product-term sharing - Logic functions and registers can be I/O-buried Flexible Logic Cell - Multiple output functions per cell - D,T and JK registers with special features - Independent or global clocks, resets, presets, clock polarity and output enables -Sum of products logic for output enable s High-Speed Commercial and Industrial Versions - As fast as 10ns/15ns (tpdi/tpdx), 71.
Published: |