EBE25UC8AAFA - 256MB Unbuffered DDR2 SDRAM DIMM

Description

The EBE25UC8AAFA is 32M words × 64 bits, 1 rank DDR2 SDRAM unbuffered module, mounting 8 pieces of 256M bits DDR2 SDRAM sealed in FBGA (µBGA) package.

Read and write operations are performed at the cross points of the CK and the /CK.

Features

240-pin socket type dual in line memory module (DIMM)  PCB height: 30.0mm  Lead pitch: 1.0mm  Lead-free.
1.8V power supply.
Data rate: 533Mbps/400Mbps (max. ).
1.8V (SSTL_18 compatible) I/O.
Double-data-rate architecture: two data transfers per clock cycle.
Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver.
DQS is edge aligned with data for READs.

Elpida Memory

📥 Download Datasheet

Datasheet Details

Part number	EBE25UC8AAFA
Manufacturer	Elpida Memory
File Size	264.48 KB
Description	256MB Unbuffered DDR2 SDRAM DIMM
Datasheet	EBE25UC8AAFA Datasheet
Additional preview pages of the EBE25UC8AAFA datasheet.

📁 Similar Datasheet

Other Datasheets by Elpida Memory

EBE25UC8AAFV - 256MB Unbuffered DDR2 SDRAM HYPER DIMM
EBE25UD6ABFA - 256MB Unbuffered DDR2 SDRAM DIMM
EBE25UD6ABSA - 256MB DDR2 SDRAM SO-DIMM
EBE25EC8AAFA - 256MB Unbuffered DDR2 SDRAM DIMM
EBE25RC8AAFA - 256MB Registered DDR2 SDRAM DIMM
EBE20AE4ABFA - 2GB Registered DDR2 SDRAM DIMM
EBE20AE4ACFA - 2GB Registered DDR2 SDRAM DIMM
EBE20AE4ACWA - 2GB Registered DDR2 SDRAM DIMM

Full PDF Text Transcription

Click to expand full text

PRELIMINARY DATA SHEET www.DataSheet4U.com 256MB Unbuffered DDR2 SDRAM DIMM EBE25UC8AAFA (32M words × 64 bits, 1 Rank) Description The EBE25UC8AAFA is 32M words × 64 bits, 1 rank DDR2 SDRAM unbuffered module, mounting 8 pieces of 256M bits DDR2 SDRAM sealed in FBGA (µBGA) package. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 4 bits prefetchpipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.

Published: Mar 21, 2010 |