EDS1232AATA Overview
The EDS1232AA is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. They are packaged in 90-ball FBGA, 86-pin plastic TSOP (II).
EDS1232AATA Key Features
- 3.3V power supply Clock frequency: 166MHz (max.) Single pulsed /RAS ×32 organization 4 banks can operate simultaneously
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length (BL): 1, 2, 4, 8 and full page
- Programmable /CAS latency (CL): 2, 3
- Byte control by DQM
- Refresh cycles: 4096 refresh cycles/64ms
- 2 variations of refresh Auto refresh Self refresh
- FBGA package is lead free solder (Sn-Ag-Cu)