Datasheet4U Logo Datasheet4U.com

EM47EM1688SBB - 4Gb Double DATA RATE-3 SDRAM

Features

  • JEDEC Standard VDD/VDDQ = 1.5V±0.075V.
  • All inputs and outputs are compatible with SSTL_15 interface.
  • Fully differential clock inputs (CK, /CK) operation.
  • Eight Banks.
  • Posted CAS by programmable additive latency.
  • Bust length: 4 with Burst Chop (BC) and 8.
  • CAS Write Latency (CWL): 5,6,7,8.
  • CAS Latency (CL): 6,7,8,9,10,11.
  • Write Latency (WL) =Read Latency (RL) -1.
  • Bi-directional Differential Data Strobe.

📥 Download Datasheet

Datasheet Details

Part number EM47EM1688SBB
Manufacturer Eorex
File Size 1.39 MB
Description 4Gb Double DATA RATE-3 SDRAM
Datasheet download datasheet EM47EM1688SBB Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EM4 Electronic Indicator ETC
EM4 Tube ETC
EM4 Tuning Indicator Philips
EM4022 Multi Frequency Contactless Identification Device Anti-Collision compatible EM Microelectronic - MARIN SA
EM4025 Read Only Contactless Identification Device with Anticollision EM Microelectronic - MARIN SA

Other Datasheets by Eorex

Part Number Description
EM47EM1688SBC 4Gb Double DATA RATE-3 SDRAM
EM47EM1688MBB 4Gb Double DATA RATE-3 SDRAM
EM47EM0888SBA 4Gb Double DATA RATE-3 SDRAM
EM47EM3288MBA 4Gb Double DATA RATE-3 SDRAM
EM47EM3288SBA 8Gb (32M x 8Bank x 32) Double DATA RATE 3 Stack SDRAM

Full PDF Text Transcription

Click to expand full text
Revision History Revision 0.1 (Mar. 2012) -First release. Revision 0.2 (Oct. 2013) -Add package size. EM47EM1688SBB Oct. 2013 1/39 www.eorex.com EM47EM1688SBB 4Gb (32M×8Bank×16) Double DATA RATE 3 SDRAM Features • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation. • Eight Banks • Posted CAS by programmable additive latency • Bust length: 4 with Burst Chop (BC) and 8. • CAS Write Latency (CWL): 5,6,7,8 • CAS Latency (CL): 6,7,8,9,10,11 • Write Latency (WL) =Read Latency (RL) -1. • Bi-directional Differential Data Strobe (DQS). • Data inputs on DQS centers when write. • Data outputs on DQS, /DQS edges when read. • On chip DLL align DQ, DQS and /DQS transition with CK transition.
Published: |