Datasheet4U Logo Datasheet4U.com

EMF60P02JS - P-Channel Logic Level Enhancement Mode Field Effect Transistor

📥 Download Datasheet

Datasheet preview – EMF60P02JS

Datasheet Details

Part number EMF60P02JS
Manufacturer Excelliance MOS
File Size 166.21 KB
Description P-Channel Logic Level Enhancement Mode Field Effect Transistor
Datasheet download datasheet EMF60P02JS Datasheet
Additional preview pages of the EMF60P02JS datasheet.
Other Datasheets by Excelliance MOS

Full PDF Text Transcription

Click to expand full text
P-Channel Logic Level Enhancement Mode Field Effect Transistor Product Summary: D BVDSS -20V RDSON (MAX.) 65mΩ ID -4A G S Pb-Free Lead Plating & Halogen Free ABSOLUTE MAXIMUM RATINGS (TA = 25 °C Unless Otherwise Noted) PARAMETERS/TEST CONDITIONS SYMBOL Gate-Source Voltage VGS Continuous Drain Current Pulsed Drain Current1 TA = 25 °C ID TA = 70 °C IDM Power Dissipation TA = 25 °C TA = 70 °C Operating Junction & Storage Temperature Range PD Tj, Tstg EMF60P02JS LIMITS ±12 -4 -2.8 -16 1.04 0.66 -55 to 150 UNIT V A W °C THERMAL RESISTANCE RATINGS THERMAL RESISTANCE SYMBOL Junction-to-Ambient3 RθJA (T ≤ 10sec) RθJA (Steady State) 1Pulse width limited by maximum junction temperature. 2Duty cycle ≤ 1% 3The device mounted on a 1 in2 pad of 2 oz copper.
Published: |