Datasheet4U Logo Datasheet4U.com

24C64L - FM24C64L

Description

FM24C64 is a 64Kbit CMOS non-volatile serial EEPROM organized as 8K x 8 bit memory.

This device confirms to Extended IIC 2-wire protocol that allows accessing of memory in excess of 16Kbit on an IIC bus.

Features

  • I Extended operating voltage: 2.5V to 5.5V I Up to 400 KHz clock frequency at 2.5V to 5.5V I Low power consumption.
  • 0.5mA active current typical.
  • 10µA standby current typical.
  • 1µA standby current typical (L version).
  • 0.1µA standby current typical (LZ version) I Schmitt trigger inputs I 32 byte page write mode I Self timed write cycle (6ms typical) I Hardware Write Protection for the entire array I Endurance: up to 100K data changes I Data Retention: Greater th.

📥 Download Datasheet

Datasheet preview – 24C64L

Datasheet Details

Part number 24C64L
Manufacturer Fairchild Semiconductor
File Size 129.92 KB
Description FM24C64L
Datasheet download datasheet 24C64L Datasheet
Additional preview pages of the 24C64L datasheet.

📁 Similar Datasheet

  • 24C64 - 64K EEPROM (ETC)
  • 24C64 - 64-Kbit EEPROM (STMicroelectronics)
  • 24C64 - 64K-Bit Standard 2-Wire Bus Interface Serial EEPROM (FairchildSemiconductor)
  • 24C64 - 2-Wire Serial EEPROM (ATMELCorporation)
  • 24C64 - Standard EEPROM (Siemens)
  • 24C64 - 2-WIRE SERIAL CMOS EEPROM (Bookly Micro)
  • 24C64 - Two-wire Serial EEPROM (LRC)
  • 24C64 - 64Kb FRAM Serial Memory (Ramtron)
  • 24C64A - Two-wire Serial EEPROM (ATMEL Corporation)
  • 24C64WP - 64-Kbit EEPROM (STMicroelectronics)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com FM24C64 – 64K-Bit Standard 2-Wire Bus Interface Serial EEPROM December 2001 FM24C64 – 64K-Bit Standard 2-Wire Bus Interface Serial EEPROM General Description FM24C64 is a 64Kbit CMOS non-volatile serial EEPROM organized as 8K x 8 bit memory. This device confirms to Extended IIC 2-wire protocol that allows accessing of memory in excess of 16Kbit on an IIC bus. This serial communication protocol uses a Clock signal (SCL) and a Data signal (SDA) to synchronously clock data between a master (e.g. a microcontroller) and a slave (EEPROM). FM24C64 is designed to minimize pin count and simplify PC board layout requirements. FM24C64 offers hardware write protection where by the entire memory array can be write protected by connecting WP pin to VCC.
Published: |