Datasheet4U Logo Datasheet4U.com

74ALVC16827 - Low Voltage 20-Bit Buffer/Line Driver

Datasheet Summary

Description

The ALVC16827 contains twenty non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver carrying parity.

The device is byte controlled.

Each byte has NOR output enables for maximum control flexibility.

Features

  • s 1.65V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s tPD 3.0 ns max for 3.0V to 3.6V VCC 3.5 ns max for 2.3V to 2.7V VCC 6.0 ns max for 1.65V to 1.95V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal (Note 1) s Uses patented noise/EMI reduction circuitry s Latchup conforms to JEDEC JED78 s ESD performance: Human body model > 2000V Machine model > 200V Note 1: To ensure the high-impedance state during power up or power down, OE should.

📥 Download Datasheet

Datasheet preview – 74ALVC16827

Datasheet Details

Part number 74ALVC16827
Manufacturer Fairchild Semiconductor
File Size 77.00 KB
Description Low Voltage 20-Bit Buffer/Line Driver
Datasheet download datasheet 74ALVC16827 Datasheet
Additional preview pages of the 74ALVC16827 datasheet.

📁 Similar Datasheet

Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74ALVC16827 Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs November 2001 Revised November 2001 74ALVC16827 Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs General Description The ALVC16827 contains twenty non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver carrying parity. The device is byte controlled. Each byte has NOR output enables for maximum control flexibility. The 74ALVC16827 is designed for low voltage (1.65V to 3.6V) VCC applications with I/O capability up to 3.6V. The 74ALVC16827 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation. Features s 1.65V to 3.
Published: |